Forgot to ask: Is there a good document or thread that details more of the capabilities of the SPI of the Edison? Does it have some form of fifo queue like the Teensy 3.1 processor? Support DMA? 16 bit transfers?
Likewise good document to describe the MUX capabilities, like what pin does what, how to change...
Thanks